

Absolute Maximum Ratings

IN1, IN2, MODE, EN, REFIN to AGND	-0.3V to +6.0V	Operating Temperature Range	-40°C to +85°C
OUT to AGND	-0.3V to (V _{IN2} + 0.3V)	Operating Temperature Range	-40°C to +85°C
IN1 to IN2	-0.3V to +0.3V	Junction Temperature (T _{JMAX})	+150°C
PGND to AGND	-0.3V to +0.3V	Storage Temperature Range	-65°C to +150°C
IN1, IN2, OUT, LX Current (Note 1)	1.0A _{RMS}	Soldering Temperature (reflow)	+260°C
OUT Short Circuit to AGND	Continuous		
Continuous Power Dissipation (T _A = +70°C) 9-Bump WLP 0.5mm Pitch (derate 14.1mW/°C above +70°C)	1.1W		

Note 1: LX has internal clamp diodes to PGND and IN1. Applications that forward bias this diode should take care not to exceed the power dissipation limits of the device.

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 2)

WLP
Junction-to-Ambient Thermal Resistance (θ_{JA}).....71°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(V_{IN1} = V_{IN2} = V_{MODE} = 4V, V_{EN} = 1.3V, V_{REFIN} = 0.72V, T_A = -40°C to +85°C, typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY					
Input Voltage Range (V _{IN})	V _{IN1} = V _{IN2}	2.7		5.5	V
Input Undervoltage Threshold	V _{IN2} rising, 180mV typical hysteresis	2.52	2.63	2.70	V
No-Load Supply Current	V _{EN} = V _{IN} , I _{OUT} = 0A, MODE = AGND, switching		3		mA
	V _{EN} = V _{IN} , I _{OUT} = 0A, MODE = AGND, V _{REFIN} = 0.2V, no switching		0.115		
Shutdown Supply Current	V _{EN} = 0V	T _A = +25°C	0.1	1	µA
		T _A = +85°C	0.1		
THERMAL PROTECTION					
Thermal Shutdown	T _J rising, 20°C typical hysteresis		+160		°C
LOGIC CONTROL					
EN and MODE Logic-Input High Voltage		1.3			V
EN and MODE Logic-Input Low Voltage				0.4	V
EN Internal Pulldown Resistor			800		kΩ
MODE Logic-Input Current	V _{IL} = 0V, V _{IH} = 5.5V	T _A = +25°C	0.01	1	µA
		T _A = +85°C	0.1		
REFIN					
Common-Mode Range		0.2		1.7	V

Electrical Characteristics (continued)

($V_{IN1} = V_{IN2} = V_{MODE} = 4V$, $V_{EN} = 1.3V$, $V_{REFIN} = 0.72V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
REFIN to OUT Gain	$V_{REFIN} = 0.32V$, $I_{LX} = 0A$	2.36	2.5	2.64	V/V
	$V_{REFIN} = 1.32V$, $I_{LX} = 0A$	2.45	2.5	2.55	
Input Resistance			800		k Ω
REFIN Source Current			6.5		μA
LINEAR BYPASS					
On-Resistance	p-channel MOSFET bypass, $I_{OUT} = 400mA$		77	150	m Ω
Bypass LDO Current Limit (I_{BP_LIM})	$V_{REFIN} = 0.6V$	1.7	2.6		A
Step-Down Converter Current Limit in Bypass Mode		1.3	1.6	1.8	A
Total Current Limit in Bypass Mode		3.0	4.2		A
Bypass LDO Off Leakage Current	$V_{IN2} = 5.5V$, $V_{OUT} = 0V$	$T_A = +25^{\circ}C$	0.01	1	μA
		$T_A = +85^{\circ}C$	1		
Linear Bypass Regulation Threshold	Below nominal output voltage, $I_{OUT} = 0mA$, $V_{REFIN} = 0.6V$ or $1.0V$		50		mV
Linear Bypass Regulation Enable Threshold	Linear bypass is enabled when V_{OUT} rises above this threshold		0.625		V
Linear Bypass Enable Threshold Hysteresis			25		mV
STEP-DOWN CONVERTER					
LX On-Resistance	p-channel MOSFET, $I_{LX} = 100mA$		0.165	0.300	Ω
	n-channel MOSFET, $I_{LX} = 100mA$		0.19	0.35	
LX Leakage Current	$V_{EN} = 0V$, $V_{LX} = 0V$	$T_A = +25^{\circ}C$	0.1	5	μA
		$T_A = +85^{\circ}C$	1		
p-Channel MOSFET Peak Current Limit		1.3	1.6	1.8	A
n-Channel MOSFET Valley Current Limit		1.0	1.3	1.5	A
n-Channel MOSFET Negative Current Limit		3.0	3.4	3.85	A
Automatic Skip Mode Enable Threshold	MODE = AGND, skip mode is disabled when V_{OUT} rises above this threshold		1.4		V
Automatic Skip Mode Enable Threshold Hysteresis			25		mV
Static Zero-Crossing Threshold			65		mA
Minimum On and Off Times			70		ns
No Load Switching Frequency	$T_A = +25^{\circ}C$, $V_{IN1} = V_{IN2} = 3.6V$	2.4	3	3.6	MHz
	$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{IN1} = V_{IN2} = 3.6V$	2.25	3	3.75	
Δ REFIN to Output Voltage Comparator (V_{C_OUTH1})	Voltage threshold where fast slew down is enabled 2% hysteresis, $V_{REFIN} = 1V$, $V_{C_OUTH1} = V_{OUT} - V_{REFIN} \times \text{gain}$	403	538	723	mV

Electrical Characteristics (continued)

($V_{IN1} = V_{IN2} = V_{MODE} = 4V$, $V_{EN} = 1.3V$, $V_{REFIN} = 0.72V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 3)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
REFIN to Output Voltage Comparator ($t_{DEB_VC_OUTH1}$)	Fast slew down enabled		35		μs
POWER-UP TIMING (Figure 2)					
Time Delay from EN Until LX Starts Switching (t_{EN_BUCK})			30	45	μs
REFIN Transient (to 95% of Target) (Note 4)	V_{OUT} transition from 0.7V to 3.4V, $C_{OUT} = 14.1\mu F$, $L = 2.2\mu H$, 5 Ω load		7	11	μs
	V_{OUT} transition from 3.4V to 0.7V, $C_{OUT} = 14.1\mu F$, $L = 2.2\mu H$, 20 Ω		9	12.3	
Time from EN High to V_{OUT} Within 95% of Regulation (Note 4)			37	56	μs
Output Noise (Note 4)	650MHz to 2.2GHz, 30kHz resolution bandwidth, $C_{OUT} = 15\mu F$, $L = 2.2\mu H$, $T_A = +25^{\circ}C$	2G mode; $V_{IN} = 4.3V$, 3.8V; $V_{OUT} = 3.4V$; $I_{OUT} = 1.2A, 1.5A, 2.2A$	-147	-95	dBm/Hz
		3G mode; $V_{IN} = 4.3V$, 3.4V; $V_{OUT} = 3.4V$; $I_{OUT} = 400mA, 500mA, 600mA$	-148	-105	

Note 3: The device is 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed by design.

Note 4: Not tested in production, guaranteed by design and characterization.










Typical Operating Characteristics

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^{\circ}C$, unless otherwise noted.)










Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^\circ C$, unless otherwise noted.)









Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^\circ C$, unless otherwise noted.)







Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^\circ C$, unless otherwise noted.)









Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^\circ C$, unless otherwise noted.)








Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^\circ C$, unless otherwise noted.)







Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $C_{OUT} = 10\mu F$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

(Typical Operating Circuit, $V_{IN1} = V_{IN2} = 4V$, $T_A = +25^\circ C$, $L = 2.2\mu H$, Taiyo Yuden MAKK201610 series, unless otherwise noted. PA operating characteristics based on SKY77604 PA Module.)



Pin Configuration



Pin Description

PIN	NAME	FUNCTION
A1	AGND	Low-Noise Analog Ground. Connect AGND to the ground plane at a single point away from high switching currents. See the <i>PCB Layout</i> section.
A2	REFIN	Reference Input. REFIN typically connects to the output of an external DAC used to control the IC's output voltage for continuous PA power adjustment. To improve noise immunity, bypass REFIN with a 1000pF capacitor to AGND. The output voltage regulates to $2.5 \times V_{REFIN}$. REFIN is pulled down to ground through an internal 800kΩ resistor.
A3	PGND	Power Ground. Connect PGND to the ground plane near the input and output capacitor grounds. See the <i>PCB Layout</i> section.
B1	EN	Enable Input. Connect EN to IN ₋ or logic-high for normal operation. Connect EN to ground or logic-low to shutdown the output. EN is internally pulled down to ground through an 800kΩ resistor.
B2	IN1	Supply Voltage Input for the Step-Down Converter. Connect IN1 and IN2 to a battery or supply voltage from 2.7V to 5.5V. Bypass IN1 with a 4.7μF ceramic capacitor as close as possible between IN1 and PGND.
B3	LX	Inductor Connection
C1	MODE	Mode Input. Connect MODE to IN ₋ or logic-high for 3G mode. Connect MODE to ground or logic-low for 2G mode. In 3G mode, the IC's low-power skip mode is enabled at all times, regardless of the output voltage. In 2G mode, low-power skip mode is allowed only when the output voltage is less than 1.4V
C2	IN2	Supply Voltage Input for the Bypass LDO. Connect IN1 and IN2 to a battery or supply voltage from 2.7V to 5.5V. Bypass IN2 with a 1μF ceramic capacitor as close as possible between IN2 and PGND.
C3	OUT	Output of the Linear Bypass LDO. Connect OUT to the output of the step-down converter. Bypass OUT with a 10μF ceramic capacitor as close as possible to OUT and PGND.




Figure 1. Functional Diagram




Figure 2. System Enable Timing Diagram

Detailed Description

The MAX77271 step-down converter is optimized for powering the power amplifier (PA) in multistandard cellular handsets such as LTE, WCDMA, GSM, TD-SCDMA, and EDGE. The IC integrates a high-efficiency PWM step-down converter for medium and low-power transmission with an 85mΩ (typ) bypass regulator, in parallel with the step-down converter, to power the PA during high-power transmission.

Step-Down Converter

A hysteretic PWM control scheme ensures high efficiency, fast switching, fast transient response, low output ripple, and physically tiny external components. The control scheme is simple: when the output voltage is below the regulation threshold, the error comparator begins a switching cycle by turning on the high-side switch. This high-side switch remains on until the minimum on-time expires and the output voltage is within regulation, or the inductor current is above the current-limit threshold. Once off, the high-side switch remains off until the minimum off-time expires and the output voltage falls again below the regulation threshold. During the off period, the low-side synchronous rectifier turns on and remains on until the high-side switch turns on again. The internal synchronous rectifier eliminates the need for an external Schottky diode.

Hysteretic control is sometimes referred to as ripple control, since voltage ripple is used to control when the high-side and low-side switches are turned on and off. To ensure stability with low ESR ceramic output capacitors, the IC combines ripple from the output with the ramp signal generated by the switching node (LX). This is seen in [Figure 1](#) with resistor R1 and capacitor C1 providing the combined ripple signal. Injecting ramp voltage from the switching node also improves line regulation because the slope of the ramp adjusts with changes in input voltage.

Hysteretic control has a significant advantage over fixed-frequency control schemes: fast transient response. Hysteretic control uses an error comparator, instead of an error amplifier with compensation, and there is no fixed-frequency clock. Therefore, a hysteretic converter reacts virtually immediately to any load transient on the output without having to wait for a new clock pulse or for the output of the error amplifier to move as with a fixed-frequency converter.

With a fixed-frequency step-down converter, the magnitude of output voltage ripple is a function of the switching frequency, inductor value, output capacitor and ESR, and input and output voltage. Since the inductance value and switching frequency are fixed, the output ripple varies with changes in line voltage. With a hysteretic step-down converter, since the ripple voltage is essentially fixed, the switching frequency varies with changes in line voltage. Some variation with load current can also be seen, however, this is part of what gives the hysteretic converter its great transient response.

The IC is trimmed to provide a 3MHz switching frequency during 50% duty cycle condition (3.6V input and 1.8V output). See the [Typical Operating Characteristics](#) section for more information on how switching frequency can vary with respect to load current and supply voltage.

Voltage-Positioning Load Regulation

The IC step-down converter utilizes a unique feedback network. By taking DC feedback from the LX node through R1 of [Figure 1](#), the usual phase lag due to the output capacitor is removed, making the loop exceedingly stable and allowing the use of very small ceramic output capacitors. To improve the load regulation, resistor R3 is included in the feedback. This configuration yields load regulation equal to half of the inductor's series resistance multiplied by the load current. This voltage-positioning load regulation greatly reduces overshoot during load transients and when changing the output voltage from one level to another. However, when calculating the required REFIN voltage, the load regulation should be considered. Because inductor resistance (RL) is typically well specified and the typical PA is a resistive load, the VREFIN to VOUT gain is slightly less than 2.5V/V. The output voltage is approximately:

$$V_{OUT} = 2.5 \times V_{REFIN} - \frac{1}{2} \times R_L \times I_{LOAD}$$

When the output voltage drops by more than 60mV (typ) due to load regulation ($0.5 \times R_L \times I_{LOAD} > 60\text{mV}$) and the output voltage is above the linear bypass threshold (1.4V typ), the linear bypass regulator starts to supplement current to the output ensuring that the output is kept in regulation. While the linear bypass regulator is sourcing current, the step-down converter continues to supply most of the load to maximize efficiency.

Skip Mode

Skip mode improves the IC’s light-load efficiency by only switching only often enough to maintain the output voltage. When skip mode is enabled, the IC’s skip mode operates when the inductor current crosses zero allowing switching frequency to decrease under light load conditions. In 2G mode (MODE is logic-low), skip mode operation is enabled when the output voltage is below 1.4V (default version). In 3G mode (MODE is logic-high), skip mode operation is enabled at all output voltages. In addition, if the bypass LDO sources current, skip mode is automatically enabled to prevent the DCDC converter from sinking current.

During skip mode, the hysteretic comparator turns on the high-side switch based on the output voltage value. Once the output voltage is high enough, the high-side switch is turned off and the low-side switch is turned on to return the inductor-current to zero. A zero-crossing comparator is enabled in this mode to minimize power consumption by turning off the low-side switch as close to the true inductor current zero-crossing as possible.

Linear Bypass and Dropout

A low-dropout linear regulator is connected in parallel with the step-down converter. The output voltage of the linear regulator is set slightly lower than the nominal regulation voltage of the step-down converter (60mV typ). This allows the output to maintain regulation when the output is slewed at a rate faster than the bandwidth of the step-down converter and when the load current exceeds the current limit of the step-down converter. Linear bypass




Figure 3. Output Voltage Rising Transient

operation is disabled when the output voltage is below the linear bypass regulation enable threshold (0.65V typ).

The IC enters full dropout under two conditions:

- The IC is commanded to regulate to a setting higher than V_{IN} .
- REF_{IN} is set to more than 2.1V (min).

Under either condition, the step-down converter goes to 100% duty cycle by turning on its p-channel MOSFET, and the linear regulator enters dropout by turning on fully. Note that forced dropout mode (the second condition) does not implement hysteresis on REF_{IN}.

Output Voltage Rise Time Transition

The output voltage rising transition curve is illustrated in Figure 3.

In the A region, the step-down regulator ramps the output voltage. The ramp rate of the output voltage is limited by the step-down regulator’s current limit, output capacitance, and switching frequency. In the B region, the linear regulator is enabled (0.625), speeding up the output voltage ramp. This allows the linear regulator to ramp the output voltage fast while maintaining the SKIP enable threshold in 2G at 1.4V. In the C region, the output voltage is limited by the current limit (IBP_ILIM) (see the *Electrical Characteristics* table) of the linear regulator. As the output voltage rise gets closer to the final programmed REF_{IN} x gain, the linear regulator comes out of current limit. Both step-down and linear regulator continues to ramp the output voltage. The IC’s control scheme prevents overshoot, giving the output rise time a smooth transition to its final programmed value.

Output Voltage Fall Time Transition

The output voltage falling transition curve is illustrated in Figure 4.




Figure 4. Output Voltage Falling Transient

In the first phase, when REFIN changes to lower value (V_{OUT} required is lowered), the step-down converter is pulled down to $V_{OUT} - V_{C_OUTH1}$ (see the [Electrical Characteristics](#) table) voltage based on the load and the amount of capacitance on the output. At medium to heavy loads, the step-down converter operates in PWM mode and can actively pull the output voltage down. At light loads, the step-down converter operates in SKIP mode to reduce the quiescent current of the IC. At low power levels, this results in long transition time for V_{OUT} going to lower set point.

In the second phase, to speed up transition of V_{OUT} going to lower output value, a comparator is used to compare the REFIN to the real output voltage. If REFIN is lower than the actual output voltage by V_{C_OUTH1} , the step-down converter is forced into PWM mode and the output is actively pulled down with negative current limit (I_{NEG_ILIM}) (see the [Electrical Characteristics](#) table). Unlike the MAX77100, the step-down converter stays in the quick slew-down mode until it reaches target regulation voltage ($REFIN \times gain$). A $35\mu s$ ($t_{DEB_VC_OUTH1}$) (see the [Electrical Characteristics](#) table) typical debounce filter ensures that the converter stays in this mode. During the time duration where the converter is operating in PWM mode, the linear regulator is enabled to prevent the output from undershooting when reaching the final programmed value.

The amount of REFIN change required for entering forced PWM mode calculation is:

$$\begin{aligned} \Delta REFIN &= (REFIN\ START \times 0.2) + V_{OS} + V_{HYS} \\ \Delta V_{OUT} &= 2.5 \times ((REFIN\ START \times 0.2) + V_{OS} + V_{HYS}) \\ V_{OS} &= 0mV \\ V_{HYS} &= 15mV \end{aligned}$$

Here is an example of the amount of REFIN steps in SKIP mode from V_{out} 0.5V to 1.5V:

V_{OS_TYP} is defined as V_{C_OUTH1} comparator offset and V_{HYS} is V_{C_OUTH1} comparator hysteresis.

Shutdown

Connect EN to ground or logic-low to place the IC in shutdown mode, reducing the input current to 0.1µA (typ). In shutdown, the control circuitry, bypass linear regulator, internal switching MOSFET, and synchronous rectifier turn off, and LX becomes high impedance. Connect EN to IN_ or logic-high for normal operation.

Thermal Overload Protection

Thermal overload protection limits total power dissipation in the IC. If the junction temperature exceeds +160°C, the IC turns off, allowing it to cool. The IC turns on and begins soft-start after the junction temperature cools by 20°C. This results in a pulsed output during continuous thermal-overload conditions.

Table 2. REFIN Steps in SKIP Mode

STEPS (dBm)	REFIN (V)	V_{OUT} (V)
Level 1	0.6	1.5
Level 2	0.391	0.9775
Level 3	0.222	0.555




Figure 5. REFIN Change Required

Table 1. Suggested Inductors

MANUFACTURER	SERIES	INDUCTANCE (µH)	DCR (typ) (Ω)	SATURATION CURRENT RATING (mA)	DIMENSIONS (mm)
TDK	TFA201610G	2.2	0.15	1700	2.0 x 1.6 x 1.0
Taiyo Yuden	MAKK201610	2.2	0.131	1500	2.0 x 1.6 x 1.0

Applications Information

Inductor Selection

The step-down converter in the IC operates with a switching frequency of 3MHz. A 2.2μH inductor is recommended for best performance. Converter efficiency can be traded off for physical inductor size and output ripple voltage. Choosing a larger inductance reduces the current, but necessitates an inductor with higher DCR or larger physical size. Higher inductance also reduces the negative inductor current, hence increasing the efficiency of the converter during skip mode operation.

The inductor's saturation current rating only needs to match the maximum load of the application plus an allowance for ripple current because converter features zero current overshoot during startup and load transients. Also, since the bypass LDO is available to supplement the output current, a saturation rating above 1.8A is not required. For optimum transient response and high efficiency, choose an inductor with DC series resistance in the 50mΩ to 150mΩ range. See Table 1 for suggested inductors and manufacturers.

Output Capacitor Selection

The output capacitor keeps the output voltage ripple small and ensures regulation loop stability. C_{OUT} must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature and DC bias. Ceramic capacitors with Z5U or Y5V temperature characteristics should be avoided. Tantalum capacitors are not recommended.

A 10μF output capacitor is recommended for most applications. For optimum load-transient performance and very low output ripple, the output capacitor value can be increased, however, care should be taken with regards to output voltage slew rate requirements.

Input Capacitor Selection

The input capacitors reduce the current peaks drawn from the battery or input power source and reduce switching noise in the IC. The impedance of C_{IN1} and C_{IN2} at the switching frequency should be kept very low. Ceramic

capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature and DC bias. Ceramic capacitors with Z5U or Y5V temperature characteristics should be avoided.

For most applications, connect a 4.7μF capacitor from IN1 to PGND and a 1μF capacitor from IN2 to PGND. For optimum noise immunity and low input ripple, the input capacitor value can be increased.

Thermal Considerations

In applications where the IC runs at high ambient temperatures or with heavy loads, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately +160°C, the thermal overload protection is activated.

The IC maximum power dissipation depends on the thermal resistance of the package and circuit board, the temperature difference between the die junction and ambient air, and the rate of airflow. The maximum allowed power dissipation is:

$$P_{MAX} = (T_{JMAX} - T_A) / \theta_{JA}$$

where T_A is the ambient temperature, T_{JMAX} is the maximum junction temperature, and θ_{JA} is the junction to ambient thermal resistance. See the [Absolute Maximum Ratings](#) section.

The power dissipated in the device is approximately:

$$P_D = V_{OUT} \times I_{LOAD} \times \left(\frac{1}{\eta} - 1 \right) - \left(I_L^2 \times R_L \right)$$

where η is the efficiency of the MAX77271 (see the [Typical Operating Characteristics](#) section), I_{LOAD} is the RMS load current, I_L is the RMS inductor current, and R_L is the inductor resistance.

PCB Layout

High switching frequencies and relatively large peak currents make the PCB layout a very important part of design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, resulting in a stable and well-regulated output.

For the input supplies, it is critical to route them as separate lines from the power source with separate decoupling capacitors on IN1 and IN2. This is necessary to prevent switching noise on IN1 from coupling into IN2.

Grounding of the IC is also critical. The AGND and PGND must be routed as separate nets, and connected together as close as possible to the PGND bump of the IC. AGND can be used to shield REFIN along its routing. AGND must be connected to the ground of the source generating REFIN. To avoid noise coupling into AGND, care must be taken in the layout to ensure isolation from AGND to PGND, having cuts in the ground plane wherever necessary.

The input decoupling capacitor on IN1 filters the input supply of the step-down converter. The layout needs to ensure as short a path as possible from IN1, through CIN1, to PGND for optimal decoupling. The point in the layout where this input capacitor connects to PGND serves as the star-connection ground point for all three critical capacitors (CIN1, CIN2, and COUT).

The input decoupling capacitor on IN2 filters the input supply for the linear regulator. Its bottom plate should be routed to the star-ground point in the layout.

The OUT trace needs to be short and wide because it carries the current from the linear regulator.

The trace between the inductor and LX should also be low impedance as this trace has a noisy, switching waveform. Keep LX away from noise-sensitive traces such as REFIN and AGND.

The capacitor from REFIN to AGND is optional. The REFIN capacitor can be used when needed to prevent high-frequency noise from coupling into REFIN.

The ground connection among CIN, COUT, and the PA ground is also extremely critical. Parasitic impedance in this ground connection results in degraded RF performance. Contact your Maxim representative for more detailed information and assistance.

For a PCB layout example, refer to the MAX77271 Evaluation Kit data sheet.

Chip Information

PROCESS: BiCMOS

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX77271EWL+T	-40°C to +85°C	9 WLP	+AKC

+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel. This device has a minimum order increment of 2500 pieces.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91B1+1	21-0067	Refer to Application Note 1891

TOP VIEW

SIDE VIEW

COMMON DIMENSIONS	
A	0.64±0.05
A1	0.24±0.03
A2	0.40 REF
A3	0.025 BASIC
b	∅0.31±0.03
D1	1.00
E1	1.00
e	0.50 BASIC
SD	0.00 BASIC
SE	0.00 BASIC

PKG. CODE	E		D		DEPOPULATED BUMPS
	MIN	MAX	MIN	MAX	
W91B1+1	1.48	1.63	1.48	1.63	NONE
W91B1+2	1.47	1.60	1.47	1.60	B1,B2,B3
W91B1+3	1.47	1.60	1.47	1.60	A2,B1,B2,B3,C2
W91B1+5	1.43	1.63	1.43	1.63	B2
W92A1+1	1.91	2.01	1.73	1.83	C1

BOTTOM VIEW

NOTES:

- Terminal pitch is defined by terminal center to center value.
- Outer dimension is defined by center lines between scribe lines.
- All dimensions in millimeters.
- Marking shown is for package orientation reference only.
- Tolerance is ± 0.02mm unless specified otherwise.
- All dimensions apply to PbFree (+) package codes only.
- Front-side finish can be either Black or Clear.

TITLE: PACKAGE OUTLINE 9 BUMPS WLP PKG. 0.5mm PITCH			
APPROVAL	DOCUMENT CONTROL NO. 21-0067	REV. E	1/1

-DRAWING NOT TO SCALE-

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/12	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.