



DOCUMENT NUMBER AND REVISION
VL-FS-MDLS82603-01 REV. B
(MDLS82603-LV-G)


DOCUMENT TITLE:
SPECIFICATION
OF
LCD MODULE TYPE
ITEM NO.: MDLS82603-01

APPROVALS:

EFFECTIVE DATE

| DEPARTMENT | NAME | SIGNATURE | DATE |
|-------------|----------------|-----------------------|---------------|
| PREPARED BY | SUNNY LEE | <i>Sunny</i> | 2003.9.13 |
| CHECKED BY | YU HAO | <i>Joh</i> | 2003.09.13 |
| APPROVED BY | WONG MAN CHARM | <i>Wong Man Charm</i> | 2003 / 9 / 13 |

DISTRIBUTION LIST: MARKETING




DOCUMENT REVISION HISTORY 1:

| DOCUMENT REVISION | | DATE | DESCRIPTION | CHANGED BY | CHECKED BY |
|-------------------|-----|------------|---|--------------|------------|
| FROM | TO | | | | |
| | 0.0 | 2000.10.16 | First Release | PHILIP CHENG | K.P.HO |
| 0.0 | A | 2002.01.08 | <p>Items 1 to 4 were updated: (Based on the test specification VL-TS-MDLS82603-01, REV. A, 2001.08.17)</p> <p>1.)(Page 5, Fig. 1) Outline drawing was updated.</p> <p>2.)(Page 8, point 4.2, table 5) Supply voltage (LCD), supply current (Logic & LCD), and supply current (LCD) were updated.</p> <p>3.)(Page 11, point 4.4) Fig. 4 was updated.</p> <p>4.)(Page 12, point 4.5) Correspondence between Character Codes and Character Patterns (NOVATEK Standard NT3881D-01) was added.</p> | PHILIP CHENG | TOM LEE |
| A | B | 2003.09.12 | <p>(Based on Test Specification VL-TS-MDLS82603-XX, REV. A, 2002-08-12) Item 1 to 2 were updated:</p> <p>1) (Page 5, Fig. 1) Outline drawing was updated.</p> <p>2) Supply voltage & Supply current were updated.</p> | SUNNY LEE | YU HAO |



CONTENTS

| | <u>Page No.</u> |
|--|-----------------|
| 1. GENERAL DESCRIPTION | 4 |
| 2. MECHANICAL SPECIFICATIONS | 4 |
| 3. ABSOLUTE MAXIMUM RATINGS | 6 |
| 3.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C) | 6 |
| 3.2 ENVIRONMENTAL CONDITION | 6 |
| 4. ELECTRICAL SPECIFICATIONS | 7 |
| 4.1 INTERFACE SIGNALS | 7 |
| 4.2 TYPICAL ELECTRICAL CHARACTERISTICS AT TA = 25 °C, VDD=+5V±5%, VSS= 0V | 8 |
| 4.3 TIMING SPECIFICATIONS | 9 |
| 4.4 TIMING DIAGRAM OF VDD AGAINST V0 | 11 |
| 4.5 CORRESPONDENCE BETWEEN CHARACTER CODES AND CHARACTER PATTERNS (NOVATEK STANDARD NT3881D-01) | 12 |



VARITRONIX LIMITED

Specification of LCD Module Type Item No.: MDLS82603-01

1. General Description

- 8 characters (5 x 8 dots) x 2 lines STN LV4 Positive Green-yellow Reflective LCD Character Module.
- Viewing Angle: 6 O'clock direction.
- Driving duty: 1/16 Duty, 1/5 bias.
- 'NTK' NT3881DH-01/AI (die form) LCD Controller and Driver or equivalent

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

| Parameter | Specifications | Unit |
|------------------------|----------------------------------|-------|
| Outline dimensions | 33.7(W) x 44.4(H) x 10.0 MAX.(D) | mm |
| Effective viewing area | 26.5(W) x 12.2(H) | mm |
| Display format | 8 characters x 2 lines | - |
| Character size | 2.10(W) x 3.39(H) (5 x 8 dots) | mm |
| Character spacing | 1.00(W) x 1.70(H) | mm |
| Character pitch | 3.10(W) x 5.09(H) | mm |
| Dot size | 0.38(W) x 0.38(H) | mm |
| Dot spacing | 0.05(W) x 0.05(H) | mm |
| Dot pitch | 0.43(W) x 0.43(H) | mm |
| Weight | TBD | grams |




Figure 1: Outline Drawing



3. Absolute Maximum Ratings

3.1 Electrical Maximum Ratings (Ta = 25 °C)

Table 2

| Parameter | Symbol | Min. | Max. | Unit |
|----------------------------------|---------------|------|----------|------|
| Power Supply voltage (Logic) | VDD - VSS | -0.3 | +7.0 | V |
| Power Supply voltage (LCD drive) | VLCD=VDD - V0 | -0.3 | +13.5 | V |
| Input voltage | Vin | -0.3 | VDD +0.3 | V |

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

3.2 Environmental Condition

Table 3

| Item | Operating Temperature (Topr) | | Storage Temperature (Tstg) | | Remark |
|--|--|-------|----------------------------|-------|-----------------|
| | Min. | Max. | Min. | Max. | |
| Ambient Temperature | 0°C | +50°C | -10°C | +60°C | Dry |
| Humidity | 95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C | | | | no condensation |
| Vibration (IEC 68-2-6) cells must be mounted on a suitable connector | Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction. | | | | 3 directions |
| Shock (IEC 68-2-27) Half-sine pulse shape | Pulse duration: 11 ms Peak acceleration: 981 m/s ² = 100g Number of shocks: 3 shocks in 3 mutually perpendicular axes. | | | | 3 directions |



4. Electrical Specifications

4.1 Interface signals

Table 4

| Pin No. | Symbol | Description |
|---------|--------|---|
| 1 | VSS | Ground (0V). |
| 2 | VDD | Power supply for logic (+5V) |
| 3 | V0 | Power supply for LCD driver |
| 4 | RS | Register Select Input: “High” for Data register (for read and write) “Low” for Instruction register (for write), Busy flag, address counter (for read) |
| 5 | R/W | Read/Write signal: “High” for Read mode. “Low” for Write mode. |
| 6 | E | Enable. Start signal for data read /write. |
| 7 | DB0 | Data input/output (LSB) |
| 8 | DB1 | Data input/output |
| 9 | DB2 | Data input/output |
| 10 | DB3 | Data input/output |
| 11 | DB4 | Data input/output |
| 12 | DB5 | Data input/output |
| 13 | DB6 | Data input/output |
| 14 | DB7 | Data input/output (MSB) |
| 15 | LED+ | Anode of LED backlight |
| 16 | LED- | Cathode of LED backlight |



4.2 Typical Electrical Characteristics at Ta = 25 °C, VDD = 5V±5%, VSS=0V.

Table 5

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
|---|------------------|-------------------------------|----------|------|------|------|
| Supply voltage (Logic) | VDD-VSS | | 4.75 | 5.00 | 5.25 | V |
| Supply voltage (LCD) | VLCD =VDD-V0 | VDD =5.0V, Note1. | 4.2 | 4.6 | 5.0 | V |
| Input signal voltage 1 for E,DB0-DB7,R/W,RS. | V _{IH1} | “H” level | 2.2 | - | VDD | V |
| | V _{IL1} | “L” level | -0.3 | - | 0.8 | V |
| Input signal voltage 2 for OSC1. | V _{IH2} | “H” level | VDD -1.0 | - | VDD | V |
| | V _{IL2} | “L” level | VSS | - | 1.0 | V |
| Supply Current (Logic & LCD) | IDD | Character mode, Note 1 | - | 0.8 | 1.2 | mA |
| | | Checker board mode, Note 1 | - | 1.6 | 2.4 | mA |
| Supply Current (LCD) | I0 | Character mode, Note 1 | - | 0.3 | 0.5 | mA |
| | | Checker board mode, Note 1 | - | 0.3 | 0.5 | mA |

Note (1) : There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



4.3 Timing Specifications

At $T_a = 0\text{ }^{\circ}\text{C}$ To $+50\text{ }^{\circ}\text{C}$, $V_{DD} = +5V \pm 5\%$, $V_{SS} = 0V$.

Refer to Fig. 2, the bus timing diagram for write mode.

Table 6

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
|---------------------------------|------------|------|------|------|----------------------|
| Enable cycle time | t_{CYCE} | 500 | - | ns | |
| Enable "High" level pulse width | t_{WHE} | 300 | - | ns | |
| Enable rise time | t_{RE} | - | 25 | ns | |
| Enable fall time | t_{FE} | - | 25 | ns | |
| RS, R/W set-up time | t_{AS} | 60 | - | ns | 8-bit operation mode |
| | | 100 | | | 4-bit operation mode |
| RS, R/W address hold time | t_{AH} | 10 | - | ns | |
| Data output delay | t_{DS} | 100 | - | ns | |
| Data hold time | t_{DHR} | 10 | - | ns | |

Refer to Fig. 3, the bus timing diagram for read mode.

Table 7

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
|---------------------------------|------------|------|------|------|----------------------|
| Enable cycle time | t_{CYCE} | 500 | - | ns | |
| Enable "High" level pulse width | t_{WHE} | 300 | - | ns | |
| Enable rise time | t_{RE} | - | 25 | ns | |
| Enable fall time | t_{FE} | - | 25 | ns | |
| RS, R/W set-up time | t_{AS} | 60 | - | ns | 8-bit operation mode |
| | | 100 | | | 4-bit operation mode |
| RS, R/W address hold time | t_{AH} | 10 | - | ns | |
| Read data output delay | t_{RD} | - | 190 | ns | |
| Read data hold time | t_{DHR} | 20 | - | ns | |




Figure 2: Bus write operation sequence (Writing data from MPU to NT3881).




Figure 3: Bus read operation sequence (Reading out data from NT3881 to MPU).



4.4 Timing Diagram of VDD against V0.

Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0.




Figure 4: Timing diagram of VDD against V0.



4.5 Correspondence between Character Codes and Character Patterns (NOVATEK Standard NT3881D-01)

| | | Higher 4-bit (D4 to D7) of Character Code (Hexadecimal) | | | | | | | | | | | | | | | | |
|--|---|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | |
| Lower 4-bit (D0 to D3) of Character Code (Hexadecimal) | 0 | CG RAM (1) | | | 0 | a | P | ` | F | | | | | 一 | 夕 | 三 | α | ρ |
| | 1 | CG RAM (2) | | ! | 1 | Ä | Q | a | 9 | | | 。 | ア | チ | △ | ä | 9 | |
| | 2 | CG RAM (3) | | " | 2 | B | R | b | r | | | 「 | イ | ツ | × | ρ | θ | |
| | 3 | CG RAM (4) | | # | 3 | C | S | c | s | | | 」 | ウ | テ | モ | ε | ω | |
| | 4 | CG RAM (5) | | \$ | 4 | D | T | d | t | | | 、 | イ | ト | ト | μ | Ω | |
| | 5 | CG RAM (6) | | % | 5 | E | U | e | u | | | 。 | オ | ナ | 1 | δ | Ü | |
| | 6 | CG RAM (7) | | & | 6 | F | V | f | v | | | ヲ | カ | ニ | ヨ | ρ | Σ | |
| | 7 | CG RAM (8) | | ' | 7 | G | W | g | w | | | ア | キ | ヌ | ラ | 9 | π | |
| | 8 | CG RAM (1) | | (| 8 | H | X | h | x | | | イ | ク | ネ | リ | μ | Σ | |
| | 9 | CG RAM (2) | |) | 9 | I | Y | i | y | | | ウ | ケ | ル | ル | ´ | μ | |
| | A | CG RAM (3) | | * | : | J | Z | j | z | | | エ | コ | ン | レ | j | 〒 | |
| | B | CG RAM (4) | | + | ; | K | Ç | k | ç | | | オ | サ | ヒ | ロ | * | 〒 | |
| | C | CG RAM (5) | | , | < | L | ¶ | l | l | | | カ | シ | フ | フ | φ | 〒 | |
| | D | CG RAM (6) | | - | = | M | l | m | l | | | ユ | ズ | ゝ | ン | ± | ÷ | |
| | E | CG RAM (7) | | . | > | N | ^ | n | → | | | ヨ | セ | ホ | ゝ | ñ | | |
| | F | CG RAM (8) | | / | ? | O | _ | o | + | | | ウ | ソ | マ | ° | ö |  | |

“Varitronix Limited reserves the right to change this specification.”

FAX: (852) 2343-9555.

- END -